

Fig. 1





Fig. 2



1 frame = 125 us

1 row = 125 us / 9 = 13.89 us

1 slot = 4 bit tag + 32 bit payload

serial bit rate = 1700 slots/row \* 36 bits/slot \* 9 rows/frame \* 8 kHz = 550,800 bits/frame = 4.4064 Gbps

row size = 1700 slots/row = 7,560 bytes/row = 61,200 bits/row

1 slot bandwidth = slot rate \* 36 bits/slot = 72 kHz \* 36 = 2.592 Mbps

Fig. 3






Fig. 3b




Fig. 3c

FIG. 4 is a block diagram of a system architecture for a multi-stage device.




Fig. 4




Fig. 5